

---

(12) **UK Patent Application** (19) **GB** (11) **2 028 580 A**

---

(21) Application No **7834660**  
(22) Date of filing **25 Aug 1978**  
(23) Claims filed **25 Aug 1978**  
(43) Application published  
**5 Mar 1980**

(51) **INT CL<sup>3</sup>**  
**H01L 21/425 29/36**  
(52) Domestic classification  
**H1K 1AA9 1BC 1CA**  
**2S1 1G 2S20 2S22D 2S8B**  
**3E5A 3F 9D1 9N1B 9N2**  
**9R2 LCA**

(56) Documents cited  
**GB 1456437**  
**GB 1289739**  
**GB 1225637**  
**GB 1198406**

(58) Field of search  
**H1K**

(71) Applicants  
**Sony Corporation, 7—35**  
**Kitashinagawa-6,**  
**Shinagawa-ku, Tokyo,**  
**Japan**

(72) Inventors  
**Takeshi Matsushita,**  
**Takayoshi Mamino, Hisao**  
**Hayashi, Kazuo Nishiyama**

(74) Agents  
**D. Young & Co.**

(54) **Ion implantation methods for semiconductor substrates**

(57) A method of ion implantation for controlling the life time of minority carriers in a semiconductor substrate and hence to reduce the temperature dependency of the life time, comprises


implanting iron ions into an N type semiconductor substrate with a dosage of  $10^{10}$  to  $10^{15}$  ions  $\text{cm}^{-2}$ , and then heat-treating the implanted substrate at  $850^{\circ}$  to  $1250^{\circ}\text{C}$ . The method is applicable to the production of diodes, transistors, Si controlled rectifiers and gate controlled switching devices.

The drawings originally filed were informal and the print here reproduced is taken from a later filed formal copy.

GB2 028 580 A


2028580


FIG. 1



2028580

FIG. 2





## SPECIFICATION

**Ion implantation methods for semiconductor substrates**

This invention relates to ion implantation methods for semiconductor substrates, and to semiconductor devices including material so implanted.

In relatively large-power semiconductor devices such as transistors, diodes and thyristors, it is advantageous if the temperature dependency of the life time of minority carriers in the semiconductor material, which is normally crystalline silicon, can be reduced.

US Patent No. 3 953 243 shows the control of the life time by utilising gold. Recently, platinum has been proposed for the same purpose. However, the effectiveness of both gold and platinum is very temperature dependent, and moreover when they are doped into a semiconductor substrate of N or P type conductivity they become an acceptor or donor, with the result that the resistivity of the semiconductor substrate is increased and hence the current capacity of the semiconductor substrate is reduced.

According to the present invention there is provided a method of Fe ion implantation into a semiconductor substrate of N type conductivity, the method comprising the steps of: implanting Fe ions into a semiconductor substrate of N type conductivity through a surface thereof with a dosage of  $10^{10}$  to  $10^{15}$  ions  $\text{cm}^{-2}$ ; and heat-treating said implanted substrate at  $850^\circ$  to  $1250^\circ\text{C}$ .

The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 is a graph showing a temperature to recovery time characteristic of a diode;

Figure 2 is a graph showing characteristics of a voltage  $V_f$  between the anode and cathode of a gate controlled switching element to temperatures; and

Figure 3 is a graph showing a gate turn-on current to temperature characteristic of a similar gate controlled switching element.

In methods according to the invention of iron (Fe) ion implantation into a semiconductor substrate of N type conductivity and to be described, Fe is used as a life time killer to control the life time of minority carriers in a semiconductor crystalline substrate such as a silicon substrate. It is known from for example, Phys. Stat. Sol. (a) 10, K53 and K133 (1972) to use Fe as the life time killer. However, since Fe is easily oxidised, when Fe is vaporised and then diffused as in the prior art, the oxidation of the Fe on vaporisation becomes a problem. In the present case, in order to control the concentration of Fe, which serves as centres of recombination, with high reproducibility, Fe ions are implanted into a semiconductor crystalline substrate by an ion implantation method, and the dosage of implanted ions and the heat-treatment or annealing

temperature, that is the diffusing temperature of the implanted ions are controlled to reduce the temperature dependency of the life time of the minority carriers. Since Fe ions are lighter than gold ions, Fe ion implantation can more easily be carried out.

The methods are especially suitable to control the life time of the minority carrier in an N type semiconductor crystalline substrate such as a silicon substrate. Since Fe atoms serve as only a donor in, for example, silicon semiconductor material, the effect of Fe is very different from that of gold and platinum. By way of example, when Fe is doped into an N type silicon/semiconductor substrate, since Fe is a donor and hence neutral, this means that the temperature dependency of the life time is very small.

In general, it can be considered that the life time  $\tau$  is given by the following equation:

$$\tau = \frac{1}{N_t \sigma v}$$

where  $N_t$  represents the density of trap centres,  $\sigma$  is the trap cross-sectional area, and  $v$  is the heat velocity.

In general, the temperature dependencies of the factors  $\sigma$  and  $v$  are as follows:

$\sigma(T)$  is proportional to  $T^{-n}$  ( $n=0, 1, 2, \dots$ )

$$v(T) \text{ is proportional to } T^{\frac{1}{2}}$$

where  $T$  represents temperature.

Accordingly, the temperature dependency of the life time  $\tau$  can be expressed as follows:

$\tau$  is proportional to

$$T^{\frac{n-1}{2}}$$

Fe atoms diffused into, for example, an N type silicon semiconductor form a deep donor level which includes electrons, and so are electrically neutral. The trap cross-sectional area  $\sigma$  of a neutral level is less dependent on temperature. In other words, the temperature dependency of the trap cross-sectional area  $\sigma_{\text{Fe}}$  which includes Fe atoms doped therein is expressed as follows:

$\sigma_{\text{Fe}}$  is proportional to  $T^0$  to  $T^{-1}$   
Therefore, the life time  $\sigma_{\text{Fe}}$  of this case is expressed as follows:

$\sigma_{\text{Fe}}$  is proportional to

$$T^{-\frac{1}{2}} \text{ to } T^{-\frac{1}{2}}$$

The above expression means that the temperature dependency of the life time  $\sigma_{\text{Fe}}$  is small.

Now, gold atoms are considered. Gold atoms diffused into an N type silicon semiconductor form

a deep acceptor level, and this deep acceptor level traps electrons to become negatively charged, and therefore to trap holes. As the temperature increases, the trap cross-sectional area  $\sigma_{Au}$  decreases. In general, the temperature dependency of the trap cross-sectional area  $\sigma_{Au}$  is expressed as follows:

$\sigma_{Au}$  is proportional to  $T^{-2}$  to  $T^{-4}$

Hence, the temperature dependency of the life time  $\sigma_{Au}$  becomes:

$\sigma_{Au}$  is proportional to  $T^{1.5}$  to  $T^{3.5}$

This means that the temperature dependency of the life time  $\sigma_{Au}$  is rather large.

In the present methods, therefore, Fe ions, that is  $^{56}\text{Fe}$  ions (or isotope  $^{57}\text{Fe}$  ions) are implanted by an ion implantation method into and through the surface of a semiconductor crystalline substrate such as an N type silicon semiconductor substrate, the life time of the minority carriers in which must be controlled. In this case, the dosage of  $^{56}\text{Fe}$  ions (or  $^{57}\text{Fe}$  ions) is desired to be selected within the range of  $1 \times 10^{10}$  to  $1 \times 10^{15}$  ions  $\text{cm}^{-2}$ , and more preferably  $1 \times 10^{12}$  to  $10^{14}$  ions  $\text{cm}^{-2}$ . If the dosage is greater than  $1 \times 10^{15}$  ions  $\text{cm}^{-2}$ , the trapping of the minority carriers becomes less and hence Fe is deposited. If the dosage is selected less than  $1 \times 10^{10}$  ions  $\text{cm}^{-2}$ , the effect thereby is reduced. An acceleration energy for the ion implantation of 100 KeV can be used by way of example. The  $^{56}\text{Fe}$  ions are produced by reacting metallic iron with  $\text{CCl}_4$  or  $\text{SnCl}_4$  to produce  $\text{FeCl}_3$ , and then the  $\text{FeCl}_3$  is heated to  $400^\circ\text{C}$  to  $500^\circ\text{C}$  to be vaporised.

After the  $^{56}\text{Fe}$  ions or ( $^{57}\text{Fe}$  ions) are implanted into the silicon substrate through the surface thereof, the substrate is subjected to an annealing. The annealing temperature is within the range of  $850^\circ\text{C}$  to  $1250^\circ\text{C}$ , and more preferably  $950^\circ\text{C}$  to  $1100^\circ\text{C}$ . When the annealing treatment is carried out at high temperature, the trap concentration tends to be reduced.

The deep level formed by Fe ion implantation is different from that formed by the prior art ion diffusion. With the prior art method, a donor type level is formed 0.55 eV under the conduction band and 0.4 eV above the valence band. With the present method, the donor type level is formed 0.58 eV under the conduction band and 0.30 eV above the valence band. Also, a level is formed 0.27 eV under the conduction band, but the type is not clear.

It is also possible that after the Fe ion implantation, gold or platinum is diffused into the same substrate.

Figure 1 is a graph showing temperature characteristics of the life time of the minority carrier in diodes, made by methods according to the invention, evaluated by the recovery times  $T_{rr}$  of the diodes. In the graph of Figure 1, curves *a*, *b*, *c*, *d*, *e* and *f* represent the characteristics of diodes made by methods according to the present invention, where the annealing temperature is constant at  $1000^\circ\text{C}$  but the dosage of Fe ions is selected as  $1 \times 10^{10}$  ions  $\text{cm}^{-2}$ ,  $1 \times 10^{11}$  ions  $\text{cm}^{-2}$ ,  $1 \times 10^{13}$  ions  $\text{cm}^{-2}$ ,  $1 \times 10^{14}$  ions  $\text{cm}^{-2}$  and  $1 \times 10^{15}$

ions  $\text{cm}^{-2}$ , respectively, and a curve *g* represents the characteristic of a prior art diode into which gold is doped. From the graph of Figure 1, it is noted that the temperature characteristic of the recovery time  $T_{rr}$  of the diodes made by methods according to the invention is improved as compared with the prior art diode into which gold has been doped.

In experiments, the dosage of Fe ions and the annealing temperature of a diode and a gate controlled switching element (GCS), which have Fe ions doped therein by a method according to the present invention, were controlled suitably under the above range. A diode, the recovery time  $T_{rr}$  of which is lowered at high temperature or the recovery time  $T_{rr}$  of which is not varied within the temperature range of  $-50^\circ\text{C}$  to  $150^\circ\text{C}$  is obtained. In case of the GCS, the voltage  $V_F$  between the anode and cathode thereof increases at high temperature, but decreases at low temperature (which tendency is opposite to that of the prior art GCS having gold doped therein) or the voltage  $V_F$  of which is not changed within the temperature range of  $-50^\circ\text{C}$  to  $150^\circ\text{C}$ .

Figure 2 is a graph showing temperature characteristics of the voltages  $V_F$  of a GCS made by a method according to the invention which has Fe doped therein, and a prior art GCS having gold doped therein. In the graph of Figure 2, a curve I represents the case of a prior art GCS into which gold is diffused at  $890^\circ\text{C}$ , and curves II and III represent the cases of GCSs, which have Fe doped therein and annealed at temperatures of  $950^\circ\text{C}$  and  $1000^\circ\text{C}$ , respectively.

Figure 3 is a graph showing the temperature characteristics of the turn-on current  $I_{GT}$  of a GCS having Fe doped therein by a method according to the invention and that of a prior art GCS having gold doped therein, in which a curve IV represents the case of the prior art GCS into which gold is diffused at  $890^\circ\text{C}$  and a curve V represents the case of the GCS made by a method according to the present invention which is annealed at  $950^\circ\text{C}$ .

In methods according to the invention as described above, the dosage of the doped Fe can be accurately controlled and hence good reproducibility is obtained.

A bipolar semiconductor device having Fe doped therein by an ion implantation method according to the invention has good temperature characteristics compared with a prior art semiconductor device having gold doped therein.

Methods according to the invention can advantageously be used for making high-power semiconductor devices. For example, improved temperature characteristics for the collector of an NPN transistor and for the base of a PNP transistor, improve the storage time in the NPN transistor and the temperature characteristic of the current amplification factor  $h_{FE}$  in the PNP transistor. Moreover, the current gain of a power transistor, GCS and silicon controlled rectifier can be controlled, and the switching characteristics of a diode improved.

## CLAIMS

1. A method of Fe ion implantation into a semiconductor substrate of N type conductivity, the method comprising the steps of:
- 5 implanting Fe ions into a semiconductor substrate of N type conductivity through a surface thereof with a dosage of  $10^{10}$  to  $10^{15}$  ions  $\text{cm}^{-2}$ ; and heat-treating said implanted substrate at  $850^{\circ}$  to  $1250^{\circ}\text{C}$ .
- 10 2. A method according to claim 1 wherein said substrate is a silicon substrate.
3. A method according to claim 1 or claim 2 wherein said dosage is within the range  $10^{12}$  to  $10^{14}$  ions  $\text{cm}^{-2}$ .
- 15 4. A method according to claim 1, claim 2 or claim 3 wherein said heat-treating temperature is within the range  $950$  to  $1100^{\circ}\text{C}$ .
5. A method according to claim 1 and substantially as hereinbefore described.
- 20 6. A semiconductor device including semiconductor material implanted by a method according to any one of the preceding claims.