

30
6-14-83
W.B.
I-9762

PORTIONS OF THIS REPORT ARE UNCLASSIFIED
It has been reproduced from the best available copy to ensure the broadest possible availability.

SLAC-PUB--3078 7
DE83 013106
(A)

APPLICATION OF LOCAL AREA NETWORKS TO ACCELERATOR CONTROL SYSTEMS AT THE STANFORD LINEAR ACCELERATOR*

J. D. Fox, E. Linstadt and R. Melen
Stanford Linear Accelerator Center
Stanford University, Stanford, California 94305

CONF-730311-170

MASTER

Summary

The history and current status of SLAC's SDLC networks for distributed accelerator control systems are discussed. These local area networks have been used for instrumentation and control of the linear accelerator. Network topologies, protocols, physical links, and logical interconnections are discussed for specific applications in distributed data acquisition and control systems, computer networks and accelerator operations.

Introduction

This paper describes SLAC's experience with local networks that are implemented with synchronous data link control protocols. These networks have been developed over a four year period and have been used for distributed instrumentation and control functions as well as for interprocessor communications. This paper provides a tutorial description of the SDLC protocol and a brief discussion of several data encoding schemes used at SLAC. Selected applications of these networks are presented to illustrate some of the organizational possibilities of SDLC networks, and the specific electronic hardware used in these networks is discussed.

Discussion of the SDLC Protocol

The SDLC (Synchronous Data Link Control) is a bit oriented protocol for the transferral of serial information over a physical data link. It corresponds to Layer 2, the data link layer, of the International Standards Organization Open Systems Network Model. The protocol frames the beginning and the end of all messages with a special control character (FLAG), and ascribes a positional significance to the bits, organized into various fields, following the opening FLAG. Figure 1 represents the basic serial structure of an SDLC message.

Certain advantageous features of the SDLC protocol are obvious. Each message contains an implicit message destination (or source) in the address field, and this allows point-to-point communication over a party line common communications channel. The address-specific messages eliminate irrelevant messages in the undressed receivers. A special secondary station address (FF hexadecimal) is implemented to allow "broadcast" messages to be received by all receivers.

Another feature of the SDLC protocol is error checking. The sixteen-bit CRC (cyclic redundancy checksum) word appended to each message provides each receiver with a direct check on data integrity, and allows the receivers to request another copy of the message if it is received damaged.

The zero-bit insertion algorithm, in conjunction with NRZI data encoding insures that data transitions will occur at least once every seven bit frames and allows AC coupling of the physical data link.

The availability of commercially developed LSI SDLC controllers and complete board level products speeds design and development of SDLC networks. Also, the specification of the data link protocol allows varied hardware units to communicate over varied physical links simply by changing the interfaces. It is this flexibility to interconnect dissimilar hardware that we have found to be among the most useful of the SDLC protocol features.

Baseband Encoding Schemes

The interface from the data link level of protocol (SDLC) must take into account the unique characteristics of each physical link. The simplest case takes place when the physical link can accept unencoded SDLC data. There are two issues which still need to be dealt with, bandwidth limitations and receiver synchronization.

NRZ encoding requires a bandwidth from 0 to (bits/sec)/2 Hz, but the receiver obtains timing information only when a transition in the bit stream takes place, necessitating moderately complex clock recovery and synchronization circuitry. Using NRZI encoding, SDLC's zero-bit insertion generates transitions during both long strings of ones and zeros, while still being economical in terms of bandwidth. Clock information




Fig. 1. SDLC Protocol

Referring to Fig. 1, the FLAG is the eight-bit pattern '01111110', the SSA is an eight-bit secondary station address used to identify the sender or to direct transmission to a specific receiver, the CONTROL field is an eight-bit user defined field, the DATA field (as implemented at SLAC) is an arbitrary number of eight bit bytes, and the CRC field is a sixteen-bit cyclic redundancy checksum, calculated from the SSA, CONTROL, and DATA fields which are appended to the message before the closing FLAG.

To prevent the data field from possibly containing the special FLAG character, the SDLC protocol specifies a zero-bit insertion in the transmitter after transmitting any five consecutive one-bits, and also specifies the zero-bit deletion in the receiver upon receipt of five continuous ones followed by a zero. This bit-stuffing and bit deletion is transparent to the external link user.

* Supported by the Department of Energy, contract DE-AC03-76SF00515.

may also be sent along with a bit stream, as in PDM, which generates a transition at the start of every bit frame. A variant of PDM, called NO (Return to One), in which zero-bits are sent as a low-going pulse and one-bits leave the line at the high level, allows simple clock recovery and frequent clock resynchronization, but with twice the required bandwidth of NRZ encoding. As SDLC controller integrated circuits have tight specifications on receive clock duty cycle, care must be exercised in the choice of the baseband encoding scheme, as distortions will occur due to nonlinearities in the physical link (as in modems with AGC) or dispersion.

SLAC's networks have utilized several data encoding schemes. The original PEP network uses a pulse duration modulation (PDM) technique, which is easy to generate and inexpensive to recover, as the data stream is self-clocking. However, PDM encoding is quite wasteful of bandwidth, requiring a modulator-demodulator bandwidth four times the data rate.

SLC Console on Wheels

The COW, or Console on Wheels, is a portable single-board computer based operation and control station for the SLC. It consists of a color graphics monitor, a monochrome graphics monitor with touch panel, programmable shaft encoders, and various annunciators. Information for the graphics displays and annunciators must be transmitted to the host computer, and operations requests must be received from the COW by the central computer. A commercially available board⁶ with suitable modifications for our physical data link is used to communicate SDLC formatted messages at 1 Mbaud to and from the COW's local memory. Prototype development was done over an RS-422 interface to an SDLC Link Driver, and subsequent integration into the SLCNET network has been accomplished, with the physical data link being FSK modems on the SLCNET Cable. The primary benefit obtained has been the ability to achieve the high speed communications necessary for display of graphics information at several independent stations, concurrent with the accelerated development and integration time made possible by using existing hardware and commercially available equipment.

Conclusions

An evident feature of these networks is their flexibility. A mixture of SLAC designed and commercial hardware has been interconnected to produce intercomputer communications and distributed CAMAC I/O functions. The SDLC protocol supports this sort of ad hoc network, and allows the rapid implementation of useful systems that are configured from a few standardized modules and system components.

Acknowledgments

The authors would like to acknowledge the efforts of SLAC's Instrumentation and Control group and of LBL's Real Time Systems group in the development of these networks.

References

1. W. Struven, "Stanford Collider Wide Band Control and Monitoring Network," W48, this conference.
2. R. Malen, "The PEP Instrumentation and Control System," Proceedings of the 11th International Conference on High-Energy Accelerators.
3. A. Altmann and R. Rozzano, ModComp to SDLC Link Controller, PEP internal document.
4. A. Altmann, R. Belshe, R. Dwinell, J. Fox and M. Spencer, CAMAC Microprocessor Crate Controller, Revision J, F&P internal document.
5. J. Fox, Preliminary Specification-SDLC Link Driver, SLAC Memo, January 1980.
6. Computrol Multibus Megalink, Computrol Corp., Ridgefield, CT.

NOTICE

PORTIONS OF THIS REPORT ARE ILLEGIBLE.
It has been reproduced from the best available copy to permit the broadest possible availability.




Fig. 5. SLC pattern system.

In each sector an RF receiver demodulates the serial bit stream, and the CAR makes the sixteen bits of pattern information directly available to the sector microcomputer by means of parallel data interface to the PRIM (Pattern Receiver Interrupt Module).

Of primary importance is the ability of the sector micros to be alerted to the fact that errors have occurred during transmission or reception of the pattern by means of the CRC. Through the use of the SSA, the CAT, under appropriate software control, may initialize or interrupt individual sector micros. Use of these modules is envisioned for data transmission in fast feedback control loops and point-to-point communications within the SLC. Provisions have been made in the CAT to allow loading of transmit data through a parallel bus on the front panel, reducing the overhead associated with CAMAC operations. As a complementary module, the CAR makes receive data available to CAMAC.

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.