Digital filters for nuclear particle detectors

Custom filtering structures have been studied and implemented on Field Programmable Gate Arrays (FPGA) to process signals coming from nuclear particle detectors. These algorithms will help to build new trigger less data acquisition systems of future generation experiments. In this paper the steps to optimize the filters implementation on hardware-programmable devices are presented and discussed. Finally, FPGA consumption and maximum work frequency are addressed.