Results 1 - 10 of 1251
Results 1 - 10 of 1251. Search took: 0.024 seconds
|Sort by: date | relevance|
[en] Data buffering between a front-head microprocessor and a minicomputer in real time data acquisition is considered. The minicomputer's data channel is of fixed priority type. Expressions are given to estimate the required buffer lengths. (orig.)
[en] A data-acquisition approach with fast digitizers at the earliest possible stage is discussed. Event selection is achieved digitally in an asynchronous, distributed way using modular system components. Experiment tuneup down to the very first level is under full computer control. One of the already realized system components, a fast time digitizer (with 650 ps resolution, 8 channels, 32 bits) is briefly described. (orig.)
[en] Here we detail the new data acquisition system (DAS) developed for the CSIRO Nuclear Microprobe primarily to handle large detector arrays and to work in tandem with the Maia detector system. Both systems use HYMOD FPGA-based processors. The current DAQ system and its microscopy suite and beam handling have been integrated with the HYMOD system(s) to facilitate easy access to the either system. Examples of the new scanning modes available with the combined system are highlighted on a complex Cambrian black shale sample from the Yangtze basin in Southern China.
[en] The Super-Kamiokande (SK) experiment has been developing an extensive R and D program to develop a technique that would allow tagging of antineutrinos at SK. This technique is based on the simple idea of adding Gadolinium (Gd) to water, a solute with exceptional properties. A 200 ton tank facility is now under construction in a new hall near SK. It simulates the conditions at SK in order to further develop this technique and serve as a ground field to test it. It will have its own water filtration system, photo-multipliers, data acquisition system (DAQ) and other ancillary equipment.
[en] A CAMAC acquisition system is described, which is suitable for high rate data acquisition. The high rate feature is obtained by the use of input FIFO buffer memories both for digital and analog signals. Provision is made for on-line filtering of data by means of a special purpose processor. (orig.)
[en] The setting up and updating of a Moessbauer laboratory imply the acquisition and assembling of different units. Guidelines concerning either the construction or the acquisition of the various parts which compose a Moessbauer spectrometer are given in this paper. (orig.)
[en] A Data Acquisition System using the Domino Ring Sampler chip is being developed for use in the Magic experiment. We present the main features of this system and the results of a test on the Magic-I telescope
[en] A real time data acquisition system is considered which has input data buffers between the external world and the front head microprocessor. The length of these buffers is analyzed for different data arrival and data collection distributions. (orig.)
[en] An intelligent CAMAC I/O module based on the Signetics 8X300 microcontroller has been developed. Sixteen 8-bit I/O ports have been utilized; eight are dedicated to data transfers with external devices and/or processes and eight are dedicated to communication with the CAMAC dataway. Separate status and data registers are provided. The input status port (SIN) can receive up to seven individual signals from external devices or the host computer while the output status port (SOUT) can be used to provide up to seven internally graded LAMs and one bit can be used to generate a Q-response for termination of block transfers. Diagnostic software has been developed to operate on the host computer which fully tests all implemented instructions. In our application the device is used in a high-speed memory mapping scheme for data acquisition with a two-dimensional position-sensitive detector system. (orig.)
[en] In the new KLOE2 experiment, at DAΦNE particle accelerator of LNF-INFN, a pair of tagger detectors will be installed in order to investigate gamma-gamma physics. We shall need to acquire a 32 bits pattern for each detector and to allow a high time-resolution event reconstruction with KLOE data. The acquisition system will be implemented with Virtex-5 FPGA in order to avoid expensive TDC. The real time sampling and holding system, reference providing system, memorization and transfer data system will be described.