Filters
Results 1 - 10 of 4345
Results 1 - 10 of 4345.
Search took: 0.031 seconds
Sort by: date | relevance |
Mack, D.A.; Wagner, L.J.
Proceedings 2nd Ispra nuclear electronics symposium. Stresa, Italy, May 20-23, 19751975
Proceedings 2nd Ispra nuclear electronics symposium. Stresa, Italy, May 20-23, 19751975
AbstractAbstract
[en] Applications of new developments in CAMAC during the past year are reviewed and its future is considered in view of related technological developments
Source
Commission of the European Communities, Luxembourg; p. 325-331; Jun 1975; 2. Ispra nuclear electronics symposium; Stresa, Italy; 20 May 1975
Record Type
Report
Literature Type
Conference
Report Number
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
Zeng Ming; Liu Huiyin
Proceedings of the 11th China symposium on computer application in modern science and technology2003
Proceedings of the 11th China symposium on computer application in modern science and technology2003
AbstractAbstract
[en] This article introduces the interface design of Motorola microcontroller by using the Philips USB interface chip, PDIUSBD12. (authors)
Primary Subject
Source
Nuclear Electronics and Nuclear Detection Technology Society, Beijing (China); 372 p; 2003; p. 265-267; 11. China symposium on computer application in modern science and technology; Changdao, Shandong (China); 8-12 Sep 2003; Available from China Nuclear Information Centre; 2 figs.
Record Type
Miscellaneous
Literature Type
Conference
Country of publication
Reference NumberReference Number
Related RecordRelated Record
INIS VolumeINIS Volume
INIS IssueINIS Issue
Churin, I.N.; Petrov, A.G.; Sidorov, V.T.; Sinaev, A.N.; Zhuravlev, N.I.
Proceedings 2nd Ispra nuclear electronics symposium. Stresa, Italy, May 20-23, 19751975
Proceedings 2nd Ispra nuclear electronics symposium. Stresa, Italy, May 20-23, 19751975
AbstractAbstract
[en] A CAMAC system for a readout from various groups of modules is described. The system is based on a read-only controller and a special LAM grader. According to arriving L signals and their patching in the LAM-grader, signals for the following operations can be generated: a readout in the address scan mode, a block transfer from one address (using the BQL-mode), disabling the readout from some groups of stations and ending the readout. The system is very flexible and may consist of both one and several crates
Source
Commission of the European Communities, Luxembourg; p. 369-371; Jun 1975; 2. Ispra nuclear electronics symposium; Stresa, Italy; 20 May 1975
Record Type
Report
Literature Type
Conference
Report Number
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
Downing, R.; Lesny, D.; Whitten, W.
Illinois Univ., Urbana (USA). Dept. of Physics1983
Illinois Univ., Urbana (USA). Dept. of Physics1983
AbstractAbstract
[en] The I/O Register to FASTBUS Interface (IORFI) is connected to a processor via two 16-bit output registers (OR1,OR2) and two 16-bit output resisters (IR1,IR2). One of the output registers (OR1) is used to specify the interface function which is to be performed when the interface is accessed via the Data-in Register (IR2) or the Data-out Register (OR2). The other input register (IR1) is used to read the direct status of the FASTBUS lines independent of OR1. The changes made to the SLAC design at the University of Illinois are described
Primary Subject
Source
Jan 1983; 6 p; COO--1195-476; Available from NTIS, PC A02/MF A01 as DE83007330
Record Type
Report
Report Number
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
AbstractAbstract
[en] In the Nuclear Research Laboratory of the Mongolian State University we have been using the American Perkin Elmer corporation's equipment which is called ''The Atomic Absorption Spectro-Photometer'' (AAS) since 1981. Our task was to connect Perkin Elmer equipment to an IBM/PC compatible computer and to automate the manual operations. We describe a new design of the instruments which allows us to connect the Perkin Elmer equipment ot the IBM PC/XT type computer and consequently to automate its manual operations that are necessary during the measurements of each sample on it. A timing diagram of date signals which should appear on the AAS display and the general principle to operate of the instrument have been reviewed. Finally authors draw your attention to the opto-isolator which is necessary to protect the Perkin Elmer equipment, the IBM/PC/XT computer and the new equipment in case of any accident. In other words the new equipment is connected by the optical isolator link to the computer. 3 figs
Source
Available from Tsoemijn Fizikijn Laboratori, Mongol Ulsyn Ikh Surguul', Ulan Bator (Mongolia)
Record Type
Journal Article
Journal
Ehrdehm Shinzhilgehehnij Bichig; CODEN ESHBA6; (1992 issue); p. 101-108
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
AbstractAbstract
[en] Interface equipment for VME bus connection with PRAVETS-16 personal computer is described. Block-diagram the developed equipment which allows to realize data exchange between VME bus and PRAVETS-16 mass memory in on-line and memory access and interrupt priority modes is given
Original Title
Sredstva sopryazheniya shiny VME s personal'nym komp'yuterom Pravets-16
Source
Tulaev, B.P.; Joint Inst. for Nuclear Research, Dubna (USSR); 401 p; 1988; p. 19-21; 13. International symposium on nuclear electronics; Varna (Bulgaria); 12-18 Sep 1988
Record Type
Report
Literature Type
Conference
Report Number
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
AbstractAbstract
[en] Although FASTBUS has features built into it which allow complex interconnections and multiple Masters, the rules for implementing Slaves are very simple. The first time designer of Slave Modules should not be intimidated by the 200 pages of the FASTBUS document. About 90% of the specification is associated with system implications that do not impact Slave design. This paper will review the basic logic and timing requirements for FASTBUS Slave design. Also, some examples of implementation will be shown. The discussion which follows assumes that mastership of the bus has been gained. Bus arbitration, system interconnection, message routing, etc. are separate topics and will not be discussed here. These topics affect only the design of devices which operate at the system level since FASTBUS Slave modules have been specified to be completely transparent to these system considerations
Primary Subject
Record Type
Journal Article
Journal
IEEE Transactions on Nuclear Science; ISSN 0018-9499;
; v. NS28(5); p. 3789-3795

Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
AbstractAbstract
No abstract available
Record Type
Journal Article
Journal
IEEE (Inst. Elec. Electron. Eng.), Trans. Nucl. Sci; v. NS-20(2); p. 42-49
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
AbstractAbstract
No abstract available
Original Title
O nekotorykh novykh interaktivnykh periferijnykh ustrojstvakh k mini-EhVM TPA-i
Source
Joint Inst. for Nuclear Research, Dubna (USSR); p. 55; 1975; 8. international symposium on nuclear electronics; Dubna, USSR; 24 Jun 1975; Published in summary form only.
Record Type
Report
Literature Type
Conference
Report Number
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
AbstractAbstract
[en] The FASTBUS project is an interlaboratory effort to develop a next-generation laboratory standard data bus. The principal design goals are high speed (< 100 ns per word block transfers), wide data path (32 bits), identical parallel addressing architectures at both system and sub-system levels, ability to support multiple parallel master controllers, and ability to support special modes of operation for high-energy physics applications. The current status of development is briefly described. 10 figures, 2 tables
Primary Subject
Record Type
Journal Article
Journal
IEEE Transactions on Nuclear Science; ISSN 0018-9499;
; v. NS-26(1); p. 679-685

Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue
1 | 2 | 3 | Next |