Filters
Results 1 - 1 of 1
Results 1 - 1 of 1.
Search took: 0.019 seconds
Chen, Qiao; Wang, Xiaoping; Wan, Haibo; Yang, Ran; Zheng, Jian, E-mail: wangxiaoping@hust.edu.cn2016
AbstractAbstract
[en] The in situ logic operation on memristor memory has attracted researchers' attention. In this brief, a new circuit structure that performs a stateful OR logic operation is proposed. When our OR logic is operated in series with other logic operations (IMP, AND), only two voltages should to be changed while three voltages are necessary in the previous one-step OR logic operation. In addition, this circuit structure can be extended to multi-inputs OR operation to perfect the family of logic operations on memristive memory in nanocrossbar based networks. The proposed OR gate can enable fast logic operation, reduce the number of required memristors and the sequential steps. Through analysis and simulation, the feasibility of OR operation is demonstrated and the appropriate parameters are obtained.
Primary Subject
Source
S0375-9601(16)30401-7; Available from http://dx.doi.org/10.1016/j.physleta.2016.06.059; Copyright (c) 2016 Elsevier Science B.V., Amsterdam, The Netherlands, All rights reserved.; Country of input: International Atomic Energy Agency (IAEA)
Record Type
Journal Article
Journal
Country of publication
Reference NumberReference Number
INIS VolumeINIS Volume
INIS IssueINIS Issue